





TECHNOLOGY PILLARS

Disclosures

Statements in this presentation that refer to future plans and expectations are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipates," "expects," "intends," "goals," "plans," "believes," "seeks," "estimates," "continues," "may," "will," "would," "should," "could," and variations of such words and similar expressions are intended to identify such forward-looking statements. Statements that refer to or are based on estimates, forecasts, projections, uncertain events or assumptions, including statements relating to future products and technology and the expected availability and benefits of such products and technology, market opportunity, and anticipated trends in our businesses or the markets relevant to them, also identify forward-looking statements. Such statements are based on management's current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in these forward-looking statements. Important factors that could cause actual results to differ materially from the company's expectations are set forth in Intel's earnings release dated July 23, 2020, which is included as an exhibit to Intel's Form 8-K furnished to the SEC on such date, and Intel's SEC filings, including the company's most recent reports on Forms 10-K and 10-Q. Copies of Intel's Form 10-K, 10-Q and 8-K reports may be obtained by visiting our Investor Relations website at www.intc.com or the SEC's website at www.sec.gov.

Intel does not undertake, and expressly disclaims any duty, to update any statement made in this presentation, whether as a result of new information, new developments or otherwise, except to the extent that disclosure may be required by law.





Today's Agenda

Raja Koduri

Ruth Brain – Intel Fellow, Director of Interconnect Technology and Integration

Ramune Nagisetty – Senior Principal Engineer, Director of Product and Process Integration

Boyd S. Phelps – Vice President, Client Engineering Group, General Manager, Client and Core Development Group

David Blythe – Intel Senior Fellow, Intel Architecture, Graphics and Software, Director, Graphics Architecture

Lisa Pearce – Vice President, Intel Architecture, Graphics, and Software, General Manager, Visual Technologies Team

Ravi Kuppuswamy – Vice President, General Manager, Custom Logic Engineering

Hong Hou - Vice President, General Manager, Connectivity Group

Martin Dixon – Intel Fellow, Intel Product Assurance and Security Director, Architecture

Wei Li - Vice President, Intel Architecture, Graphics and Software, General Manager, Machine Learning and Translation


Sailesh Kottapalli – Intel Senior Fellow, Intel Architecture, Graphics and Software, Chief Architect, Datacenter Processor Architecture

Brijesh Tripathi - Vice President, Intel Architecture, Graphics and Software, General Manager, Client Architecture and Immersive Computing

Rich Uhlig – Intel Senior Fellow, Director, Intel Labs





















ARCHITECTURE





SOLUTION









PURPOSE

To create world-changing technology that enriches the lives of every person on earth

VISION

We are on a journey to be the trusted **performance** leader that unleashes the potential of **data**





Performance Democratization

100B INTELLIGENT CONNECTED DEVICES

Intelligent Everything



10¹⁵

10¹⁸

10⁹

10⁴

10²

Exascale

For Everyone

Network Everything



Mobile Everything

Digitize Everything



1990

2000

1980

2010

2020


Cloud Everything



Architecture Day 2020

The Data Problem

175ZB









Source: IDC Global DataSphere, May 2020

MOORE'S LAW - EXPONENTIAL ENTITLEMENT

















INTEL PROCESS AND PACKAGING

WE SAIDING

Synchronized and co-architected advances of transistors, packaging and designs are essential for the future of Moore's Law


PROCESS



Process Innovations

Ruth Brain

Intel Fellow,
Director of Interconnect
Technology and Integration








TECHNOLOGY PILLARS

Architecture Day 2020

Process Technology Roadmap




*For illustrative purposes only





Refining the FinFET


Intranode enhancements deliver significant within-node performance boost







Process Technology Roadmap



*For illustrative purposes only





Refining the FinFET

10nm innovations move beyond the device



Evolutionary Changes

Multiple Novel Modules



Innovations

SELF ALIGNED QUAD PATTERNING (SAQP)


At M0 and M1 delivers 0.51x scaling of density critical layers

COBALT LOCAL INTERCONNECTS

On lowest two metal layers result in 5-10x improvement in electromigration, 2x reduction in via resistance

CONTACT OVER ACTIVE GATE (COAG)

Smaller cell and improved transistor density










Process Technology Roadmap







Redefining the FinFET


Innovation across the entire process stack, from channel to interconnects

Additional Gate Pitch

Higher Drive Current

Improved Gate Process

Higher Channel Mobility



Enhanced Epitaxial Source/Drain

Lower Resistance, Increases Strain





Redefining the FinFET

Innovation across the entire process stack, from channel to interconnects




Super MIM Capacitor

5x increase in MIM capacitance

Novel Thin Barrier

reduces via resistance by 30%











Largest Intranode Performance Delta In Our History










Process Nomenclature Problem




*For illustrative purposes only





Process Nomenclature Problem


Redefining the FinFET








SuperMIM + Redefined FinFET








Process Technology Roadmap







Process Technology Roadmap








CASE FOR ADVANCED PACKAGING

WE SAIDINAT

Transistor design target range



Transistor diversity

Logic Transistors
Analog/RF Transistors
High Speed Memory
Dense Memory
Non-Volatile Memory
High speed IO
Configuration Memory

No single transistor node is optimal across all design points






Advanced Packaging

Ramune Nagisetty

Senior Principal Engineer, Director of Product and Process Integration







TECHNOLOGY PILLARS

Architecture Day 2020

Packaging Technology Roadmap

Interconnect Density

EMBEDDED BRIDGE



Bump pitch – 55-36 um

Bump density - 330- 772/mm²

Power – 0.50 pJ/bit

Bump pitch - 100 um
Bump density - 100/mm²
Power - 1.7 pJ/bit

STANDARD PACKAGE

Power Efficiency





2.5D Density Scaling







EMBEDDED BRIDGE

Embedding die with dense wiring in a package cavity



IO/mm/lyr 250 **→** 1000 HBM μ bump pitch

55 μm







Packaging Technology Roadmap

STANDARD PACKAGE

Bump pitch - 100 um
Bump density - 100/mm²
Power - 1.7 pJ/bit

EMBEDDED BRIDGE



Bump pitch – 55-36 um

Bump density - 330- 772/mm²

Power – 0.50 pJ/bit

KABY LAKE G

2D + 2.5D

Intel CPU

- + Foundry GFX
- + HBM



Power Efficiency





Interconnect Density

Packaging Technology Roadmap

Interconnect Density

STANDARD PACKAGE

Bump pitch - 100 um **Bump density -** 100/mm² **Power -** 1.7 pJ/bit

EMBEDDED BRIDGE




Bump pitch – 55-36 um
Bump density - 330-772/mm²
Power – 0.50 pJ/bit

AGILEX FPGA

2.5D

Intel FPGA

- + Foundry IO Chiplets
- + HBM



Power Efficiency





Enabling an Ecosystem

Integration enabled by standards and business models


BOARD LEVEL INTEGRATION

Standardized motherboard interfaces enable the PC ecosystem

PCle

DDR










Enabling an Ecosystem

High density die-to-die interconnects



Feature	AIB 1.0	AIB 2.0
Bandwidth/wire (Gbps)	2	Up to 6.4
Bump density (um)	55	55/45/36
Bandwidth/mm shoreline (Gbps/mm)	256	1638
IO Voltage (V)	0.90	0.90/0.40
Energy/bit (pJ/bit)	0.85	0.50
Backward Compatibility	n/a	1.0

AIB Generator available at: github.com/chipsalliance






Packaging Technology Roadmap

Interconnect Density

EMBEDDED BRIDGE

Bump pitch - 55-36 um Bump density - 330-772/mm² Power - 0.50 pJ/bit

FOVEROS TECHNOLOGY



Bump pitch - 50-25 um **Bump density –** 400-1,600/mm² Power - 0.15 pJ/bit

STANDARD PACKAGE



Bump pitch - 100 um Bump density - 100/mm² Power - 1.7 pJ/bit


Power Efficiency





3D Density Scaling

Foveros enables nearly 1,000 IO/mm2







Packaging Technology Roadmap

STANDARD PACKAGE




Bump pitch - 100 um Bump density - 100/mm² Power - 1.7 pJ/bit

EMBEDDED BRIDGE



Bump pitch – 55-36 um Bump density - 330-772/mm² Power - 0.50 pJ/bit


FOVEROS TECHNOLOGY



Bump pitch - 50-25 um **Bump density –** 400-1,600/mm² Power - 0.15 pJ/bit

LAKEFIELD 3 D

Internal Silicon on Multiple Nodes



Power Efficiency





Packaging Technology Roadmap

FUTURE Bump pitch - < 10 micron

Interconnect Density

STANDARD

PACKAGE

Bump pitch - 100 um Bump density - 100/mm² Power - 1.7 pJ/bit


BRIDGE



EMBEDDED

Bump pitch - 55-36 um Bump density - 330-772/mm² Power - 0.50 pJ/bit





Bump pitch - 50-25 um Bump density - 400-1,600/mm² Power - 0.15 pJ/bit

Bump pitch - < 10 microns **Bump density -** > 10,000/mm² **Power -** < 0.05 pJ/bit


Power Efficiency






Hybrid Bonding

Dense vertical interconnects










TSV/Hybrid Bonding



Stacked SRAM

Hybrid Bonding


Enabling new architectures

TEST CHIP TAPED OUT
Q2 2020






Packaging Technology Roadmap







Co-EMIB - Blending 2D and 3D



- Architecture enables large-than-reticle sized base & high density connections to companion die and stacked die complexes
- Increased partitioning opportunities






Omni-Directional Interconnect (ODI)

A new Packaging Dimension

Foveros



Enables flexible design with maximum performance

- Smaller TSV die area
- Direct power delivery
- High bandwidth interconnects

ODI










Packaging Technology Roadmap












INTEL ARCHITECTURE

Offer a diverse mix of Scalar, Vector, Matrix and Spatial architectures deployed in CPU, GPU, FPGA and Accelerator sockets. With scalable interconnect and a single software abstraction






General Purpose Architecture Taxonomy







MOORE'S LAW AND ARCHITECTURE








ARCHITECTURE IMPACT

Architecture Impact = Performance x Generality



Performance Efficiency

For illustrative purposes only



CPU CORE ROADMAP

WE SAID

COVES



WILLOW



MONTS







2019

2021

CPU CORE ROADMAP

WESAIDINA T

COVES







MONTS







2019

2021

CPU CORE ROADMAP

WESAID IN

COVES



WILLOW



MONTS







201

2021

Tiger Lake Architecture



TIGER LAKE SOC









Tiger Lake Architecture

WILLOW COVE SCALAR ARCHITECTURE





TIGER LAKE SOC






Tiger Lake SOC Architecture

Boyd Phelps


CVP & GM Devices
Development Group














.... all at the same power envelopes with increased power efficiency







New High-Performance Transistor

Innovation across the entire process stack, from channel to interconnects

New SuperFin Tiger Lake Transistors









Improved Metal Stack

Innovation across the entire process stack, from channel to interconnects



Super MIM Capacitor

5x increase in MIM capacitance


Novel Thin Barrier reduces via resistance by 30%







Willow Cove Core



CPU Core Goals


- Build upon the Sunny Cove architectural foundation
- Redesigned caching architecture to larger non-inclusive, 1.25MB MLC
- Control Flow Enforcement technology to help protect against return / jump oriented attacks

All at a dramatic frequency increase over our prior generation!





The Result







The Result

Large Frequency Gains







O'sclock

The Result

Increased Power Efficiency







The Result

Greater Dynamic Range











Large improvements in performance per watt efficiency


Up to 96EUs with increased capabilities

3.8MB L3 cache

Increased Memory & Fabric efficiency for high bandwidth



Fabrics and Memory



Coherent fabric and last level cache

- >2x increase in coherent fabric bandwidth
 - Dual ring microarchitecture
 - 50% LLC size increase to non-inclusive cache
 - Maintaining low hit latency

Memory

- Increases in available bandwidth throughout memory subsystem
 - Support for up to ~86GB/s of memory bandwidth
 - Dual memory controller subsystem for efficiency improvements
- Architectural support for LP4x-4267 and DDR4-3200 (initial) and up to LP5-5400
- Intel® Total Memory Encryption to protect against hardware attacks







Intel® Gaussian and Neural Accelerator (GNA 2.0)



Dedicated IP for low power neural inferencing


Usages: Neural noise cancellation for high dynamic range noise

~20% lower CPU utilization on GNA





Display and IPU6



Display

- Goal More displays at higher resolution and quality
- Dedicated fabric path to memory to maintain quality of service
- Up to 64GB/s of isochronous bandwidth to memory


IPU6

- Imaging pipeline fully implemented in hardware
- Up to 6 sensors with architectural capabilities for:
 - Video up to 4K90 resolutions (initial 4K30)
 - Still image up to 42 megapixels (initial 27MP)





10



Integrated Thunderbolt 4 and USB4 support

• Up to 40Gb/s bandwidth on each port

Integrated Display output via Type-C Subsystem

- DP alternate Mode
- DP tunneling over Thunderbolt
- DP-in ports for discrete graphics card display output to mux over type-C port


PCIe Gen4 on CPU for low latency, high bandwidth device access to memory

- Full 8GB/s bandwidth to memory
- ~100ns less latency when attached to CPU vs PCH





Power Management




Autonomous DVFS in coherent fabric and memory subsystem to scale frequency and voltage based on bandwidth

Targeted power optimizations

- Deeper package C state turning off all clocks in CPU
- Increased FIVR efficiency at low loads
- Moved always-on logic in fabric, PCIe, Type-C and thermal sensors blocks to gated domains
- Hardware-based save and restore logic



Tiger Lake SoC Architecture



Versus Ice Lake architecture Leveraging Process Tech Improvements

- Tiger Lake SoC Architecture delivers significant advancements across a wide set of SoC IPs, with:
- More than a generational increase in CPU performance in Willow Cove CPU core
- Massive improvements in graphics power efficiency in X^e graphics
- Scalable AI for emerging client workloads
- Increased Memory & Fabric efficiency for high bandwidth
- Rich I/O ... and much, much more!





CPU Core Roadmap

COVES



- ST perf
- New ISA
- · Scalability Improved



- · Cache redesign,
- · New transistor optimization
- Security Features



- ST perf
- Al Perf
- Network/5G Perf
- Security Features

MONTS



- ST perf,
- · Network server perf,
- Battery life perf



- ST perf
- Vector Perf


2019

Today






CPU Core Roadmap









First Hybrid x86 Architecture

Performance improvements through Hardware and OS optimization

Up to

24%

Higher Power Efficiency¹

Up to

91%

Lower Standby Power¹

Up to

33%

Higher Web Performance²

Up to

17%

Higher Power Efficiency²

- 1. Compared to Previous Gen
- 2. Hybrid vs Non-Hybrid (4 Tremont cores)


For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.







CPU Core Roadmap








CPU Core Roadmap

Olsclosh



Today

(intel)



2019

CPU Core Roadmap

O'sclock















PERFORMANCE HYBRID

MONTS





2019 Today 2021







INTEL Xe GPU

Scalable Vector-Matrix Architecture





GPU ARCHITECTURE STRATEGY

Brand new architecture and 2 new micro architectures.



2020





SOFTWARE FIRST

XEON AND INTEGRATED OPEN SOURCE BASE



SCALABILITY NEXT

INSIDE CHIP, INSIDE PACKAGE, SCALE UP AND SCALE OUT

NEW WORKLOADS

AI AND VISUAL CLOUD OPTIMIZED



GPU Architecture Strategy

One Architecture and 3 Micro Architectures







GPU Architecture Strategy

One Architecture and 3 Micro Architectures








Microarchitecture

David Blythe

Senior Fellow, Graphics Architecture









Architecture Day 2020

Doubling Down on Performance for Mobile

















Up to

96 EUs

1536 flops/clock










96 EUs

1536 flops/clock












Efficiency Improvements

- Frequency uplift at iso voltage
- Greater dynamic range
- Repipelining
- Bottlenecks analysis








GEN11 EUs

Thread control per EU

4-wide FP/INT ALU



4-wide FP/Extended Math ALU





GEN11 EUs





















High-efficiency thread control

for pairs of EUs













Software score boarding

8-wide FP/INT ALU

2x INT16 and INT32 rates

Fast INT8 with DP4A











2-wide Extended Math ALUs


2x INT16 and INT32 rates Fast INT8 with DP4A


































New L1

Up to


Cache

16MB L3

Data Cache



Memory System









O'sclosh

Diverse Datatypes for Al










Pushing the Bar on Media and Display










Media Engine


- Up to 2x encode/decode throughput
- AV1 decode acceleration
- HEVC screen content coding support
- 4K/8K60 playback
- HDR/Dolby Vision playback
- 12-bit end-to-end video pipeline








- 4 display pipelines
- Dual eDP
- DisplayPort 1.4, HDMI2.0, TBT4, USB4 Type-C
- Up to 8K UHD and Ultra Wide
- HDR10 and Dolby Vision
- Up to 12-bit BT2020 Color
- Up to 360Hz and Adaptive Sync













Building the Software Foundation for X^e Graphics


Lisa Pearce

Vice President Graphics Software Engineering











Graphics Software Challenge








Pushing Efficiency Through the Driver Stack







Pushing Efficiency Through the Driver Stack








Driver and Compiler Efficiency

Compiler Improvements

- Hardware/software scheduling codesign
- Software score boarding for implicit scheduling and reduced gate count
- Support for Al-optimized instructions

New DirectX 11 driver

- Built from scratch, a strong foundation for the future of Intel GFX
- Lower overhead
 - Reduced GPU pipeline stalls
 - Reduced API latency
 - Local memory optimizations








Driver and Compiler Efficiency

Compiler Improvements

- Hardware/software scheduling codesign
- Software score boarding for implicit scheduling and reduced gate count
- Support for Al-optimized instructions

New DirectX 11 driver

- Built from scratch, a strong foundation for the future of Intel GFX
- Lower overhead
 - Reduced GPU pipeline stalls
 - Reduced API latency
 - Local memory optimizations








Driver and Compiler Efficiency

Compiler Improvements

- Hardware/software scheduling codesign
- Software score boarding for implicit scheduling and reduced gate count
- Support for Al-optimized instructions

New DirectX 11 driver

- Built from scratch, a strong foundation for the future of Intel GFX
- Lower overhead
 - Reduced GPU pipeline stalls
 - Reduced API latency
 - Local memory optimizations








Driver and Compiler Efficiency

Compiler Improvements

- Hardware/software scheduling codesign
- Software score boarding for implicit scheduling and reduced gate count
- Support for Al-optimized instructions

New DirectX 11 driver

- Built from scratch, a strong foundation for the future of Intel GFX
- Lower overhead
 - Reduced GPU pipeline stalls
 - Reduced API latency
 - Local memory optimizations








GPU Profile-Guided Optimization

Adaptive GPU optimizations

- Determined by profiling shader execution
- Utilizes advanced architecture-specific performance metrics

Analysis and shader recompilation occur in background

Results are cached to disk for immediate availability









Variable Rate Shading

- Derived from Intel Coarse Pixel Shading
- Per draw shading rate optimization
- First Intel implementation on Ice Lake
- Similar performance boost on X^e-LP















O'sclock

Instant Game Tuning

- Faster delivery of game optimizations
- Automatic tuning for specific games and SKUs
- Delivered without driver updates








Instant Game Tuning

- Faster delivery of game optimizations
- Automatic tuning for specific games and SKUs
- Delivered without driver updates








Capture and Stream

- Integrated with Intel Graphics Command Center (IGCC)
- Simple hotkeys control
- Utilizes Intel Graphics media engine
- Stream directly to Twitch and YouTube







Game Sharpening


- Perceptual adaptive sharpening filter
- Boosts image clarity in games
- End-users control on a per-game basis in IGCC







Game Sharpening Algorithms











Edge Enhancement without overshooting and ringing







Software Enablement











- Industry-wide effort to evangelize good practices
- Benefits 100s of millions of gamers worldwide

- Prepare game readiness for Xe Graphics
- Partnership with game developers to implement and optimize advanced features such as VRS







TIGER LAKE

LEADERSHIP INTEGRATED GRAPHICS



GPU FOR MOBILE CREATORS

SG1

Intel® Server GPU



PRODUCTS













SCALE EVERYTHING

EU, FREQUENCY, BANDWIDTH, IPC, MATH

SCALE MORE

MULTI-TILE

MEDIA SUPER-COMPUTER

STREAM DENSITY, VISUAL QUALITY







Scalability



1 Tile



2 Tile



4 Tile







What about Enthusiast Gamers?











Graphics Efficiency





















Scalability

Graphics Efficiency



With Hardware **Dedicated Ray-Tracing**





ps to Peta-Ops

GPU Architecture Strategy

One Architecture and 4 Micro Architectures







OISCI NEW


Products, Packaging and Process Overview

μArchitecture		Packaging		Process	
HPC HPC	PONTE VECCHIO		BASE TILE	Intel 10nm SuperFin	
		FOVEROS	COMPUTE TILE	Intel Next Gen & Ext	ernal
		CO-EMIB	RAMBO CACHE TILE	Intel 10nm Enhanced S	uperFin
			X° LINK I/O TILE	External	
Р	TBA	EMIB		Intel 10nm Enhanced SuperFin	
HPG HPG	TBA	STANDARD		External	
e LP	SG1 DG1 TIGER LAKE	STANDARD		Intel 10nm Superl	Fin





MATRIX STRATEGY





Intel AI Portfolio

GENERAL PURPOSE PURPOSE BUILT (intel) (intel® CORE 10TH GE ∴ habana **FPGA** (intel) **MOVIDIUS** inside™ XEON' inside* STRATIX 10 NX BF16 - XMX BF16 - AMX MYRIAD GOYA MYRIAD X GAUDI DL BOOST - VNNI - DP4A **AGILEX KEEM BAY**






Spatial Architecture

Ravi Kuppuswamy

Corporate Vice President, General Manager Custom Logic Engineering








TECHNOLOGY PILLARS

Architecture Day 2020

Spatial Architecture Methodology

Accelerate Key Transitions



Repeatable model across transitions and vertical segments





FPGA Roadmap

EMIB to Co-EMIB to Foveros


Arria®10
Production

Stratix®10
Production


Agilex™ Sampling

Next Gen FPGAs









Packaging Technology


Monolithic			
EMIB (2.5D)		O 2 nd Gen	
Co-EMIB / Foveros (3D)			







Agilex™ Performance/Power

Based on Intel® 10nm Process







Intel® Agilex™ FPGAs Deliver Significantly Better Performance/Watt






Olschon

NEXT GEN


Transceiver Technology









Transceiver Technology







224G
PAM4


| 140 mV | 280 mV |






Heterogenous Integration of Interoperable Chiplets

INTEL CHIPLET LIBRARY







Advanced



Interconnect Bus

CUSTOM CHIPLETS










Heterogenous Integration of Interoperable Chiplets

INTEL CHIPLET LIBRARY








CUSTOM CHIPLETS

Bus

die-to-die

standard





Specialized






Heterogenous Integration of Interoperable Chiplets

INTEL CHIPLET LIBRARY



CUSTOM CHIPLETS









Bus

die-to-die interconnect standard






Heterogenous Integration of Interoperable Chiplets

INTEL CHIPLET LIBRARY






CUSTOM CHIPLETS

Bus

standard












Heterogenous Integration of Interoperable Chiplets


INTEL CHIPLET LIBRARY







CUSTOM CHIPLETS











Bus

standard

* Optional






Heterogenous Integration of Interoperable Chiplets

INTEL CHIPLET LIBRARY



CUSTOM CHIPLETS




















Heterogenous Integration of Interoperable Chiplets

INTEL CHIPLET LIBRARY



CUSTOM CHIPLETS







Specialized





FPGA-Processor Attach Chiplets

Acceleration & Efficient Processing of Diverse Workloads

Next Gen CXL + PCIe

Attach Chiplet Offload Bandwidth PCle3 (intel) intel STRATIX 10 **XEON**

FPGA-Processor

- Workload Acceleration
- Standard PCIe infrastructure





Enhanced Workload Acceleration

OPTANE">>>>

OPTANE">>>>


Coherent Memory Customization/Expansion












Coherent Memory Customization/Expansion



High-bandwidth Acceleration for applications including:

- >400G networks
- Edge analytics
- Data center workloads

2017

2019

2021

Beyond





OPTANE">>>>

Intel® Stratix® 10 NX FPGA

Intel's first Al-optimized FPGA

HIGH PERFORMANCE AI MATRIX BLOCKS

- Up to 15X more INT8 compute performance than today's Stratix 10 MX for AI workloads
- Hardware programmable for AI with customized workloads

HIGH BANDWIDTH NETWORKING

- Up to 57.8G PAM4 transceivers and hard Intel
 Ethernet blocks for high efficiency
- Flexible and customizable interconnect to scale across multiple nodes



Integrated HBM for high memory bandwidth

EXTENSIBLE


Chiplets enable easier interface customization and ASIC extensions

Matrix Compute, Memory & Networking delivers high performance HW optimized for AI






Architecture Updates Today
















MEMORY PILLAR


Exponential advances in all levels of memory hierarchy are needed to match the ever increasing compute demand








Memory and Storage Hierarchy Gaps







Memory and Storage Hierarchy Gaps








3D NAND ROADMAP







3D NAND ROADMAP








144L QLC

Types of Memory













Types of Memory Compared











3D XPoint Memory Roadmap

2nd Gen

4-Deck

1st Gen

2-Deck





Multiple Millions of IOPS

on 2nd Generation Intel® Optane™ SSD

2017 2020*

*Target Production



Intel Memory Hierarchy

CACHE

IN-PACKAGE MEMORY

MEMORY

PERFORMANCE STORAGE

SECONDARY STORAGE

TERTIARY STORAGE









Intel Optane ™ Memory H10


Optane + 3D QLC NAND







Memory and Storage Hierarchy Gaps







Intel Optane™ Persistent Memory

CACHE

IN-PACKAGE MEMORY

MEMORY

PERSISTENT MEMORY

PERFORMANCE STORAGE

SECONDARY STORAGE

TERTIARY STORAGE

PERFORMANCE LIKE MEMORY, PERSISTENCE LIKE STORAGE

Direct load/store access to fast and large byte-addressable space

MEMORY MODE

- Higher capacity vs. DRAM at lower cost
- No application changes required

APP DIRECT MODE

- New tier of large capacity non-volatile memory (NVM)
- Innovative new usages, such as fast restart and remote access to memory






Intel Optane™ Persistent Memory

COMPUTE CACHE IN-PACKAGE **MEMORY** Memory Bandwidth **MEMORY** PERSISTENT MEMORY PERFORMANCE STORAGE SECONDARY STORAGE TERTIARY STORAGE

+25% On Average 1st Gen Intel Optane™ Persistent Memory "Apache Pass" Up to **4.5TB Per Socket**




2019

2020






Memory and Storage Hierarchy Gaps







Rambo Cache







For illustrative purposes only







Memory and Storage Hierarchy Gaps







A Complete Hierarchy

CACHE

IN-PACKAGE MEMORY

MEMORY

PERSISTENT MEMORY

PERFORMANCE STORAGE

SECONDARY STORAGE

TERTIARY STORAGE



Bring more data into cores



Intel Optane™ persistent memory

Brings more data into memory



Intel Optane™ SSDs

Get data from storage faster






Intel 3D NAND QLC SSDs

Efficiently scale and unlock stored data











Interconnect from Microns to Miles


Hong Hou

Corporate Vice President, General Manager Connectivity Group





Interconnect Hierarchy & Intel







Our 5G Portfolio

WIRELESS

DATA CENTER

INTER PROCESSOR

ON DIE PACKAGE



Intel Atom P5900

highly integrated 10nm SOC purpose built for 5G

Diamond Mesa

For 5G network Acceleration






Ethernet 700 Series

"Edgewater Channel," – our first 5G-optimized network adapter





Client Connectivity Roadmap



Features & schedule are subject to change. All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice.






Data Center Interconnect

WIRELESS

DATA CENTER

INTER PROCESSOR

ON DIE PACKAGE







Unleashing the performance of compute at scale through innovations in end-to-end connectivity

OPTICAL MODULES

High-bandwidth connectivity at 100G, 400G and beyond



ETHERNET SWITCH

P4-programmable scale-out fabric with uncompromising performance



ETHERNET NIC

Programmable infrastructure acceleration for demanding data movement




CPUs & xPUs

Fabric-enabled endpoints aligned to accelerators & software pipelines









End-to-End Co-Optimizations




Cloud DC Infrastructure Point of Arrival

Continuous network innovation required to unbridle compute and storage at ever-increasing scale



Network is a Programmable Platform

Empowers customers to create new E2E applications optimized for their workloads with hardware-level performance at software-like pace of innovation





Photonics is integrated and ubiquitous (Optical IO)

- 20x bandwidth density
- 2x cost & power improvement



E2E co-optimizations unleash performance @ scale

- Telemetry, QoS, flow control
- Traffic shaping, steering, coalescing



SmartNIC becomes critical to offload

- Optimized for complex data flows
- Diverse workload acceleration





Inter-Processor Interconnect

WIRELESS

DATA CENTER

INTER PROCESSOR

ON DIE PACKAGE



CXL provides a more **fluid and flexible** memory model
Single, common, memory address space across
processors and devices


to enable a **broad, open eco-system for heterogeneous computing** and server disaggregation





Glimpse Into the Future

Optical IO



BREAKING THROUGH THE I/O BARRIER

Ultra-high bandwidth

~1Tbps per fiber

Reach

Order of magnitudes better than copper

Shoreline Density

>6x improvement over PCle6

Energy efficiency

Trending to 2pJ/b (50% of PCle6)

Latency

Comparable to electrical IO





Interconnect Leadership

Interconnect leadership is foundational to moving the growing amount of data and to the overall compute leadership

Intel is uniquely positioned with the broadest portfolio of industry leading technologies, products, ongoing innovation and deep investments across all interconnect layers spanning on die, on package to data center and wireless networks







INTEL TECHNOLOGY

Successful new architectures will have additional security technologies as a foundational property and priority



WESAIDIAT

17

4 ARCHITECTURES

7 LEVELS OF MEMORY HIERARCHY

Security Challenge

Exponentially Increasing Surface Area




BILLIONS OF DEVICES

4 LEVELS OF INTERCONNECT HIERARCHY






Workloads Expand & Threat Models Evolve








Spectrum of Physical Attacks










Today






Innovation Legacy

Vision






















MOORE'S LAW AND SOFTWARE

For every order of magnitude performance potential from new hardware architecture, there is often >2 orders of magnitude unlocked by software







HETEROGENEITY CHALLENGE

Abstractions for Scalar, Vector, Matrix and Spatial and targeted domain specific libraries will provide exa-scale computing access for everyone.

All under the 'One API' umbrella.





(intel)


Architecture Impact




















CPU AI




For illustrative purposes only





CPU Impact with ISA Extensions & Software








Al Software

Wei Li

VP & GM Machine Learning Performance







TECHNOLOGY PILLARS

Architecture Day 2020

CHALLENGES FOR AI SOFTWARE

DATA SIZE

Petabyte and growing

DATA TYPE

FP32, FP16, BF16, INT8, TF32

SOFTWARE SUPPORT

TensorFlow, PyTorch, MXnet and more

HARDWARE SUPPORT

CPU, GPU and XPUs








Deep Learning Progress on Intel CPU

DEEP LEARNING PROGRESS







Scale Out DLRM Training

DLRM Training Performance on Xeon 8280 using PyTorch 1.4.1 - Higher is better








Architecture Day 2020

www.intel.com/benchmarks.

Refer to https://software.intel.com/articles/optimization-notice for more information regarding performance and optimization choices in Intel software products.

AI Growth and End-to-End Data Pipelines


Rapidly growing deep learning with changing compute profiles







Al Software Ecosystem on Intel









Intel AI Software Roadmap


Scalable end-to-end AI infrastructure on XPU AI FUTURE • XPU including CPU, GPU, & AI Processor Driving towards training leadership AI TODAY • Deep Learning inference leadership on CPU, iGPU, VPU, **FPGA** AI PAST • End to end AI pipeline Machine Learning Big Data





BFLOAT16

Better performance with no visible loss in accuracy







BFLOAT16 Support on Intel XPUs



Intel 3rd Generation Xeon

(Cooper Lake)











BFLOAT16 Support in Software


USER EXPERIENCE

ONE LINE OF CODE CHANGE

import torch import torchvision.models as models

def bf16_inference(model, x):
 x=x.to(dtype=torch.bfloat16)
 return model(x)

def bf16_train(model, dataset, num_epochs, trained_weights):



oneDNN INTEGRATION

- Same op coverage as FP32
- Provides reorders for all needed tensor formats (BF16 <=> FP32)






Intel AI Software Roadmap

Scalable end-to-end AI infrastructure on XPU AI FUTURE • XPU including CPU, GPU, & AI Processor Driving towards training leadership AI TODAY • Deep Learning inference leadership on CPU, iGPU, VPU, **FPGA** AI PAST • End to end AI pipeline Machine Learning Big Data





oneAPI Stack







oneAPI Roadmap



PRODUCTION QUALITY AND PERFORMANCE

SPEC V1.0



Beta 3

- DPC++ compiler
- Libraries
- Tools
- Developer-Domain Toolkits
- CPU, iGPU and FPGA



NOV 2019

NOW

2H'2O







DevCloud

NO DOWNLOADS

NO HARDWARE ACQUISITION

NO INSTALLATION

NO SET-UP & CONFIGURATION

Hardware Availability

CPU

FPGA



For Early Access Developers








Data Center Vision

Sailesh Kottapalli

Intel Sr. Fellow, Chief Architect, Datacenter Processor Architecture







TECHNOLOGY PILLARS

Architecture Day 2020

Compute Architecture

Best Latency & Throughput

Server Optimization

SCALAR PERFORMANCE

DATA PARALLEL PERFORMANCE

CACHE & MEMORY SUB-SYSTEM ARCH

INTRA/INTER-SOCKET
SCALING



PERFORMANCE CONSISTENCY


intel

XEON° SCALABLE

inside"

ELASTICITY

EFFICIENT DATA CENTER UTILIZATION








Data


Interconnect

Broad consortium, public specs and Intel HW support


ACCELERATOR



MEMORY



DATA CENTER OVERHEAD OPTIMIZATION



CXL

DSA

SCALABLE IOV







Data Center Processor Roadmap

SAPPHIRE RAPIDS



- DDR5
- PCle Gen 5
- CXL 1.1
- AMX
- DSA

COOPER LAKE



- Intel DL Boost
- BFLOAT16



8 memory channels Crypto accel. ICX-D

PCle Gen 4

ICE LAKE

TME



CASCADE LAKE

(intel) 2nd Gen Intel® Xeon® Scalable

Processor

2021

2019 NOW2H'20






Data Intelligence Client

Brijesh Tripathi


Vice President, Chief Technology Officer Client Computing Group







TECHNOLOGY PILLARS



It's all about **Experiences...**

Digitize Everything

Digitize Everything

1980

1990

2000

Cloud Everything

Cloud Everything

Analysis of the second se

CLIENT 2.0

Immersive Experiences

Intelligent Everything



10¹⁸

Compute

10¹⁵

10⁹

10⁴

10²


10

IP/SOC Methodology Change




Monolithic | Integrated SOC

- Verified at SOC level
- **3-4 years** of Dev Time
- 100s of bugs found in Silicon
- No reuse



Multiple Dies | in optimal process

- Verified at IP level
- 2-3 years of Dev Time
- 10s of bugs found in Silicon
- Some reuse




Individual IPs J in optimal process

- Verified at IP/Chiplet level
- 1 year of Dev Time
- <10 bugs found in silicon
- Significant reuse






Purpose Built Client


















Client 2.0








Intel Labs

Rich Uhlig


Intel Sr. Fellow, Vice President Director, Intel Labs













Notable Intel Labs Graduates












Intel Labs Research today...

Key Research Focus Areas








Intel Labs Research today...

Key Research Focus Areas









Intel Labs Research today...

Key Research Focus Areas











How can we improve Compute Efficiency by 100x - 1000x?

... by thinking differently






... by thinking differently


von Neumann Computing




Deep Learning (DNNs)





Neuromorphic Computing



PROGRAMMING BY ENCODING ALGORITHMS	OFFLINE TRAINING USING LABELED DATASETS	LEARN ON THE FLY THROUGH NEURON FIRING RULES
SYNCHRONOUS CLOCKING	SYNCHRONOUS CLOCKING	ASYNCHRONOUS EVENT-BASED SPIKES
SEQUENTIAL THREADS OF CONTROL	PARALLEL DENSE COMPUTE	PARALLEL SPARSE COMPUTE













Spiking Neural Network (SNN) - Operation

INTEL LOIHI



- 128k temporal spiking neurons
- Integrated memory + compute architecture
- On-chip learning at milliwatt power levels
- Fully digital and asynchronous








An Example Usage - Sparse Coding

LASSO SPARSE CODING $\operatorname{argmin} \|x - Dz\|_2^2 + \lambda \|z\|_1$ Input Sparse regularization Reconstruction D^TD In the neural network formulation, feature neurons compete to reconstruct image with as few contributors as possible Tang et al., arxiv: 1705:05475


ENERGY-EFFICIENCY COMPARISON








Neuromorphic Computing







Prototypes & Community








Example Applications for Loihi

SEARCHING



k-NN nearest neighbor search: **100x faster** in O(1) index build

LEARNING



Rapid online learning and robust recall in a neuromorphic olfactory circuit

SENSING



Faster real-time sensory data processing with 45x less power

[EP Frady et al, "Neuromorphic Nearest-Neighbor Search Using Intel's Pohoiki Springs." arXiv:2004.12691]

https://www.nature.com/articles/s42256-020-0159-4

http://www.roboticsproceedings.org/rss16/p020.pdf





PURPOSE

To create world-changing technology that enriches the lives of every person on earth


VISION

We are on a journey to be the trusted **performance** leader that unleashes the potential of **data**

TECH VISION THE DATA PROBLEM We are generating data at a faster rate than our ability to analyze, Exascale for Everyone, leading us into the Intelligence era, driven by 100B intelligent connected devices understand, transmit, secure and reconstruct in real-time TECHNOLOGY PILLAPS **PROCESS** MEMORY INTERCONNECT ARCHITECTURE SOFTWARE SECURITY & PACKAGING 144L QLC 3D NAND 5G Portfolio Willow Cove Xe HPG Intel Al Software Intel 10nm Superfin **Foundational Security** X^e LP Unpacked Tiger Lake Intel 10nm Enhanced SuperFin 4-Deck 3D Xpoint **Client Connectivity** BFLOAT16 **Workload Protection** Alderlake Xe HP Preview Optane™ Persistent Mem. **Photonics** oneAPI Performance **Hybrid Bonding** DG1/SG1 Hybrid Software Reliability Co-EMIB Rambo Cache **SmartNIC** DG1 in Devcloud 224G X-ceiver Agilex DATA CENTER VISION **CLIENT VISION** INTEL LABS IP/SOC Methodology Change **Data Center Roadmap** Ice Lake Xeon **Neuromorphic Unpacking**











Enriching the lives of every person on earth

100B INTELLIGENT CONNECTED DEVICES

Intelligent Everything



Cloud Everything

2020

Mobile Everything

2010

Network Everything

2000

1990

10¹⁸

10¹⁵

10⁹

10⁴

10²


For Everyone

Exascale



Digitize Everything

1980



PURPOSE

To create world-changing technology that enriches the lives of every person on earth


VISION

We are on a journey to be the trusted **performance** leader that unleashes the potential of **data**

TECH VISION THE DATA PROBLEM We are generating data at a faster rate than our ability to analyze, Exascale for Everyone, leading us into the Intelligence era, driven by 100B intelligent connected devices understand, transmit, secure and reconstruct in real-time TECHNOLOGY PILLAPS **PROCESS** MEMORY INTERCONNECT ARCHITECTURE SOFTWARE SECURITY & PACKAGING 144L QLC 3D NAND 5G Portfolio Willow Cove Xe HPG Intel Al Software Intel 10nm Superfin **Foundational Security** X^e LP Unpacked Tiger Lake Intel 10nm Enhanced SuperFin 4-Deck 3D Xpoint **Client Connectivity** BFLOAT16 **Workload Protection** Alderlake Xe HP Preview Optane™ Persistent Mem. **Photonics** oneAPI Performance **Hybrid Bonding** DG1/SG1 Hybrid Software Reliability Co-EMIB Rambo Cache **SmartNIC** DG1 in Devcloud 224G X-ceiver Agilex DATA CENTER VISION **CLIENT VISION** INTEL LABS IP/SOC Methodology Change **Data Center Roadmap** Ice Lake Xeon **Neuromorphic Unpacking**
















Legal Disclaimers

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. For testing details and system configurations, please contact your intel representative. No product or component can be absolutely secure.

Results that are based on pre-production systems and components as well as results that have been estimated or simulated using an Intel Reference Platform (an internal example new system), internal Intel analysis or architecture simulation or modeling are provided to you for informational purposes only. Results may vary based on future changes to any systems, components, specifications, or configurations. Intel technologies may require enabled hardware, software or service activation.

Intel contributes to the development of benchmarks by participating in, sponsoring, and/or contributing technical support to various benchmarking groups, including the BenchmarkXPRT Development Community administered by Principled Technologies.

Statements in this presentation that refer to future plans and expectations are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipates," "expects," "intends," "goals," "plans," "believes," "seeks," "estimates," "continues," "may," "will," "would," "should," "could," and variations of such words and similar expressions are intended to identify such forward-looking statements. Statements that refer to or are based on estimates, forecasts, projections, uncertain events or assumptions, including statements relating to future products and technology and the expected availability and benefits of such products and technology, market opportunity, and anticipated trends in our businesses or the markets relevant to them, also identify forward-looking statements. Such statements are based on management's current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in these forward-looking statements. Important factors that could cause actual results to differ materially from the company's expectations are set forth in Intel's earnings release dated July 23, 2020, which is included as an exhibit to Intel's Form 8-K furnished to the SEC on such date, and Intel's SEC filings, including the company's most recent reports on Forms 10-K and 10-Q. Copies of Intel's Form 10-K, 10-Q and 8-K reports may be obtained by visiting our Investor Relations website at www.intc.com or the SEC's website at www.sec.gov. Intel does not undertake, and expressly disclaims any duty, to update any statement made in this presentation, whether as a result of new information, new developments or otherwise, except to the extent that disclosure may be required by law.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.



